Abstract
Introduction
Today's digital processing reliability has pressured evolution of data converters to extreme performances. In this line, much interest was expressed to bring the antenna closer to the processor in 'future proof' Software Radios (SWR). Even from this simplistic description, we can readily deduce a stringent requirement on the data converter within the design. For example, to maintain 'future proofness' and to keep with GSM and IMT-2000 standards, 14 bits resolution [1] and sampling above Nyquist rate is required. A sampling frequency of 2.5 times the Nyquist rate is a good engineering practice in this case. While sampling speeds of Analogue to Digital Converters (ADCs) met the demand, general decline in resolution is observed in commercially available ADCs as sampling speed increases. Recently, Walden [2] noted a fall of ~1bit for every doubling of the sampling speed. The fall off in resolution is attributed to limitations associated with different noise sources and distortions that worsen on increase of sampling rate and/or input frequency.
Aim
The goal of this research is to design and simulate a novel compensation technique based on linear approximation to correct the adverse effect of sampling clock jitter, using commercially available SPICE-like software. A control experiment will also be set-up to investigate the resulting improvement in different metrics of ADC performance, e.g. Signal to Noise ratio (SNR) and Spurious Free Dynamic Range (SFDR).
Origin of Jitter
In an ideal oscillator transition timings are constant, yet in practice transition timings randomly vary due to noise inside the oscillator loop. Various noise sources exist. Flicker noise is the one mostly attributed to jitter in oscillators [3] . This type of noise has varied origins and is found in all active devices and also some passive devices. In bipolar transistors, for instance, it is caused by imperfections in the crystal within the emitter base depletion layer. In the case of MOSFETs traps in the gate oxide are the cause of flicker noise [4] . These imperfections capture and release charge carriers in a random fashion and give rise to pink noise. Flicker noise is related to the flow of direct current and has a spectral density given by (1) below:
where a small bandwidth at frequency direct current constant in range 0.5-2 1
The 1 f frequency dependence of flicker noise is where it gets its alternative name ' 1 f noise'. The constant of proportionality 1 parameter and typically varies by orders of magnitude in devices that have undergone same process. Consequently, flicker noise is inherently hard to predict [5] . In oscillators, presence of flicker noise causes amplitude and angular variations. The former is easily removed by the use of a limiter, or inherently clamped by factors including limited supply rail voltage, whereas any fluctuation in the phase jitters the oscillation and persists indefinitely [3] . It is convenient to describe timing errors as 2 entities, namely clock skew and clock jitter [6] . Clock skew is a deterministic drift of a clock signal that is either fixed or oscillatory in nature and results in a loss of SDFR. Clock skew is often the result of non identical clock path in time interleaved converters. The randomness of the clock jitter on the other hand, raises the noise floor and consequently reduces the SNR of the sampled signal and affects both single and multi channel converters.
Sampling theory guaranties that the information contained in a continuous-time signal can flawlessly be recovered if the original signal has been sampled at regular intervals at a rate greater than twice the bandwidth of the signal. The impulse train for this sampling is actually provided by an oscillator and, as shown in preceding sections, it is subject to timing errors. The latter affects the regularity of this impulse train and hence jitters the interval at which samples are taken.
Effects of Jitter
Sampling theory guaranties that the information contained in a continuous-time signal can flawlessly be recovered if the original signal has been sampled at regular intervals at a rate greater than twice the bandwidth of the signal. The impulse train for this sampling is actually provided by an oscillator. In presence of jitter, the regularity of this impulse train is interfered. This consequently affects the interval at which samples are taken.
To assess the consequence of jittered time instant, we consider a continuous-time signal 
It is interesting to note that (i) j P does not depend on the sampling period s T .
(ii) 
So far it has been shown that jitter causes a decrease in SNR, i.e. an increase in the noise floor. In addition to this jitter also cause accuracy and resolution lost in the form of decrease in ENOB.
Proposed Architecture

A. Design Principle
Taylor series can help estimate the sample value at the correct time instant, given the instantaneous jitter. Since the jitter modulates the phase of the oscillator, phase demodulation can be used to obtain the instantaneous jitter. This is fed to variable gain amplifiers that implement a Taylor series approximation. This is shown in figure 1 .
Jitter is a non stationary process; the variance of an oscillator zero crossing on the time axis increases exponentially at each oscillator transition, with respect to a jitter free ideal oscillator. Previous instances of jitter persist indefinitely. This is referred to as jitter accumulation and it does not directly cause signal degradation. The proposed architecture ignores the jitter accumulation and aims at correcting the sample errors. Figure 2 shows that first order Taylor approximation (linear approximation) is sufficient in this respect to produce an improvement of about 150dB at the point where jitter has most effect. The graph is produced by sampling a sinusoid at a time offset α from a zero crossing with three sampling scenarios:
uncorrected jittered sampling 
B. Circuit Topology
In view to limit further introduction of noise in the signal the circuit has been design to be passive and differential as far as possible. A schematic of a passive double balanced mixer is shown in figure 4 . For comparison, the circuit mainly differs from an active Gilbert cell mixer by the absence of the tail current transistor. They often require relatively large DC supplies and are well known to be power hungry [8] . Alternatively in passive mixers signals are processed as voltages instead of currents. Thus, they dissipate less power. Two sets of differential signals are fed to the circuit via coupling capacitors to the NMOS gates and sources. This effectively causes modulation of the transconductance of the MOS and produces the mixing effect [9] . 
Simulation Results
To verify the novel concepts, the circuit has been designed on ELDO using TMSC 0.25 µm technology. A 2.5GHz negative resistance VCO was implemented. Its oscillation was interfered with a sinusoid of 27KHz in view to simulate the effects of jittered oscillation. The VCO was used to sample
The improvement in signal to noise ratio of 0.0015dB was obtained at a rms jitter of 4.157ps. However, after compensating for the lag and attenuation caused by the differentiator and the mixer a gain of 8.09 dB was obtain in the SNR. The graph in figure 5 summarizes the findings.
Conclusion
A novel jittered sampling error correction technique has been introduced. The system consists of passive circuits that are suitable for CMOS implementation. A marginal gain in SNR of 0.0015dB was obtained at a rms jitter of 4.157ps. Compensation for attenuation and lag in the circuit allowed a gain of 8.09dB 
